The Goal of Decoupling

- Supply DC power to IC for proper functionality.
- Minimize switching noise generated by IC.
The Goal of Decoupling

<table>
<thead>
<tr>
<th>Layer</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Component / ground fill</td>
</tr>
<tr>
<td>2</td>
<td>I/O power</td>
</tr>
<tr>
<td>3</td>
<td>Ground</td>
</tr>
<tr>
<td>4</td>
<td>Signal</td>
</tr>
<tr>
<td>5</td>
<td>Signal</td>
</tr>
<tr>
<td>6</td>
<td>Ground</td>
</tr>
<tr>
<td>7</td>
<td>Ground</td>
</tr>
<tr>
<td>8</td>
<td>Signal</td>
</tr>
<tr>
<td>9</td>
<td>Signal</td>
</tr>
<tr>
<td>10</td>
<td>Ground</td>
</tr>
<tr>
<td>11</td>
<td>Core Power, I/O power</td>
</tr>
<tr>
<td>12</td>
<td>Solder side comp / ground fill</td>
</tr>
</tbody>
</table>
The Goal of Decoupling

Power Distribution System (PDS)
- Is not a perfect DC supply due to parasitics.
- PDS needs defined voltage levels that include max & min values to ensure IC and other circuits functionality.
- Voltage levels require the PDS to have a target impedance.
- Capacitors are used to meet target impedances to prevent:
  - Current Ripples – supply instantaneous current (energy).
  - Bypass transients – filter high frequency switching noise.
The Goal of Decoupling

What are the PDS design issues?

- **Inductance**
  - Caps
  - Vias
  - Component mounting
  - PCB plane location/stack-up
  - Package

- **PCB real-estate**
  - Number of caps & vias
  - Location/effectiveness
  - Placement cost
  - Multiple power planes

**Signal Integrity (SI)**
- Number of vias (routing)
- Manufacturing cost (multiple plane PCBs)
- Functionality
The Goal of Decoupling

What Does the Bypass Network Do?
A bypass filter network applies a shunt across the power rails of sufficiently low impedance to maintain rail voltage in the presence of switching currents. In a modern system, we are concerned with switching currents that range:

- One time surge as the power rails initial charge. Large spikes can occur for a few uS to a millisecond or more as the rails transition through a range that biases CMOS FETs in their linear regions.
- Repetitive surges as power-managed devices enable or disable large functional blocks.
- Pulsating core currents associated with large state machine or memory block operations.
- Pulsating I/O currents associated with signaling.
- Where Vdd planes are used as signal return image planes, bridges signal switching currents.
The Goal of Decoupling

- Decoupling capacitors consist of:
  - Large value caps – bulk caps (mid-freq).
  - Small value caps – bypass/H.F. caps (high-freq).

The Goal of Decoupling

Backside caps

On package caps

Topside caps

Fig. 1. System decoupling loops for PCB-mounted decoupling capacitors.

"Decoupling Capacitance Platform for Substrates, Sockets, and Interposers", DesignCon 2005
The Goal of Decoupling

Model, 1D, VccIO 2.5V, FPGA TEST BOARD

C_{PLN} V_{TT} Planes

Voltage Regulator

Bulk Capacitors

Bypass Network

C_{PLN} Power Island

L_{STRIP} L_{SPREAD}

L_{PKG_TO_PLANE}

For Virtex4 Family Parts
SSTL2 Class 2 is the Noisiest I/O Standard

"FPGA Board Design, Steve Weir and X2Y Attenuators, LLC"
The Goal of Decoupling

PDS Example

The Goal of Decoupling

Bypass performance using an active FPGA circuit

The Tektronix TDS 3054 Scope Measurements
The Goal of Decoupling (Summary)

- In order to design a power distribution system (PDS) to meet all of IC requirements for power and noise, the total system from decoupling capacitors to IC must be analyzed.
Component Evaluation Techniques

- Understand component-only vs. component-in-system evaluation.
- Measurement techniques that represent what an IC would see.
MLCC Bypass Capacitor Basics

Capacitor impedance magnitude follows a familiar “V” shape. Impedance falls from a theoretical value of infinity at DC to a minimum representative of the ESR at device mounted self-resonant frequency where the capacitive reactance and inductive reactance are equal. At higher frequencies the inductive reactance dominates.

---

Component Evaluation Techniques

Component-only Measurement System

- WK-3000 Series Universal Substrate Test Fixture
  - Designed by Inter-Continental Microwave
- Agilent 5071A (300kHz – 8.5GHz)
- TRL calibration
- PCBs material, Rogers RT5880
  - 10 mil thick material
  - 20 mil thick material (depending on DUT size, to maintain 50 Ohms)
Component Evaluation Techniques

Component-only Measurement Results

DUTs have varied capacitances. With fixture effects de-embedded, comparative inductance of all DUTs can be calculated along the flat portion of the $L$ slope well above the varied SRF’s and well below the capacitor / fixture parallel resonance.

$L = \frac{25 \times K}{1 - K} / 6.28E9 \text{r/s}$

$K = 10^{\frac{S_{21,1GHz}}{20}}$

Frequency (MHz)

Mag$S_{21}$[dB]
Component Evaluation Techniques

Component-only Extracted Inductance results

Comparative Inductance @ 1GHz

- Conventional MLCCs
  - MLCC 0805 XTR 0.22uF: 533 nH
  - 0805 0.1uF XTR 25V: 538 nH
  - 0402 0.04uF X5R 16V: 318 nH

- IDC
  - 0402 XTR 0.1uF 16V: 76 nH
  - 0402 XTR 0.01uF 10V: 77 nH

- X2Y®
  - 0603 0.1uF X5R 16V: 50 nH
  - 0805 0.1uF 10V: 54 nH
  - 0805 0.1uF 10V: 49 nH

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2002.
Component Evaluation Techniques

Component-in-System Fixture – where mounting, vias, and plane height are also included in the measurement.

Bypass Capacitor Inductance, Data Sheet Simplicity to Practical Reality, Steve Weir Teraspeed Consulting Group LLC, DesignCon East 2005, TF -7
Component Evaluation Techniques

Component-in-System Fixture

- Joint fixture development between Dr. Howard Johnson, Signal Consulting, Inc, and Teraspeed, LLC.
- Suitable to evaluate bypass capacitors 1nF and larger from 0201 through 1812 packages.
Component Evaluation Techniques

Component-in-System – via short calibration

Example Results: 4via 0402, 6 via X2Y 0603

|S21| Insertion Loss (dB) vs. Frequency (MHz) Via Shorts

0402 4 via

0603 3. can - X2Y 0603
PS (opt #2)

Bypass Capacitor Inductance, Data Sheet Simplicity to Practical Reality, Steve Weir  Teraspeed Consulting Group LLC, DesignCon East 2005, TF -7
Component Evaluation Techniques

Component-in-System – Component Results

Example Results: 4via 0402, 6 via X2Y 0603
3mil and 12 mil Upper Dielectric

|S21| Insertion Loss (dB) vs. Frequency (MHz)

Bypass Capacitor Inductance, Data Sheet Simplicity to Practical Reality, Steve Weir  Teraspeed Consulting Group LLC, DesignCon East 2005, TF -7
## Component Evaluation Techniques

### Component-in-System
De-embedded Test Results X2Y® versus Two and Four Via 0402s

<table>
<thead>
<tr>
<th>Upper Dielectric Height</th>
<th>Capacitor</th>
<th>C</th>
<th>ESR</th>
<th>ESL</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>10.5mΩ</td>
<td>LF Value</td>
</tr>
<tr>
<td>3 mils</td>
<td>X2Y® 0603</td>
<td>176nF</td>
<td></td>
<td>146pH</td>
</tr>
<tr>
<td></td>
<td>0402 4 Via</td>
<td>193nF</td>
<td>22.1mΩ</td>
<td>547pH</td>
</tr>
<tr>
<td></td>
<td>0402 2 Via</td>
<td>188nF</td>
<td>23.0mΩ</td>
<td>658pH</td>
</tr>
<tr>
<td>12 mils</td>
<td>X2Y® 0603</td>
<td>166nF</td>
<td>10.9mΩ</td>
<td>188pH</td>
</tr>
<tr>
<td></td>
<td>0402 4 Via</td>
<td>199nF</td>
<td>20.2mΩ</td>
<td>643pH</td>
</tr>
<tr>
<td></td>
<td>0402 2 Via</td>
<td>201nF</td>
<td>19.6mΩ</td>
<td>807pH</td>
</tr>
</tbody>
</table>
Component Evaluation Techniques

Component-in-System Fixture

• The Good:
  ▪ Low parasitic capacitance < 15pF
    > High plane / cap PRF >> 1GHz for 0402 caps
    > Little distortion up to 1GHz, and can be largely deembedded
  ▪ Lower plane 1.5oz Cu effective shield from 2MHz up.
  ▪ Includes via short and pad short sites to deembed instruments and cabling
  ▪ Diamond test coupon limits modal resonances.

• The Bad:
  ▪ SMA probe placement on either side of DUT doesn’t fully match cantilever relationship of many noise sources.

• The Ugly:
  ▪ Costly assembly. Separate fab for each upper dielectric height.
Component Evaluation Techniques (Summary)

Component-only
• Advantages
  ▪ Accurately measures capacitor
  ▪ Allows for accurate models of capacitor
• Disadvantages
  ▪ PCB structure parameters can be difficult to model.
    > Component mounting, current loops, via influence, plane stack-up, etc.

Component-in-System
• Advantages
  ▪ More “real world” measurements
  ▪ Allows vias to be included; current path in vias can be difficult to model at H.F. (specifically for multi-terminal capacitors).
• Disadvantages
  ▪ Application specific measurement
    > Limited to specific parameters – PCB (material & thickness), via size, plane stack-up, etc.
PC Board Design Techniques

- Understand print circuit board geometry.
PC Board Design Techniques

Example of Typical Decoupling Capacitor Arrays

Conventional MLCCs are banked in parallel and consume substantial area on the printed circuit board.
PC Board Design Techniques

Via & Pad Geometries
- Optimized placement and routing of the vias & pads to minimize inductance.
- Considerations should include:
  - Via
    - Diameter
    - Length
    - Location
  - Trace/Pad
    - Width
    - Length

Via & Pad Geometries

<table>
<thead>
<tr>
<th>Via length:</th>
<th>0603 skinny</th>
<th>0603 fat</th>
<th>0603 end</th>
<th>0603 side</th>
<th>0402 end</th>
<th>0402 side</th>
</tr>
</thead>
<tbody>
<tr>
<td>.004</td>
<td>1.51</td>
<td>0.89</td>
<td>0.42</td>
<td>0.33</td>
<td>0.38</td>
<td>0.21</td>
</tr>
<tr>
<td>.006</td>
<td>1.66</td>
<td>1.12</td>
<td>0.53</td>
<td>0.38</td>
<td>0.44</td>
<td>0.25</td>
</tr>
<tr>
<td>.010</td>
<td>2.13</td>
<td>1.47</td>
<td>0.68</td>
<td>0.51</td>
<td>0.58</td>
<td>0.32</td>
</tr>
<tr>
<td>.020</td>
<td>2.68</td>
<td>2.07</td>
<td>1.07</td>
<td>0.87</td>
<td>0.82</td>
<td>0.43</td>
</tr>
</tbody>
</table>

Hole Diameter 0.020 inches

<table>
<thead>
<tr>
<th>Via length:</th>
<th>0603 skinny</th>
<th>0603 fat</th>
<th>0603 end</th>
<th>0603 side</th>
<th>0402 end</th>
<th>0402 side</th>
</tr>
</thead>
<tbody>
<tr>
<td>.004</td>
<td>1.51</td>
<td>0.95</td>
<td>0.50</td>
<td>0.36</td>
<td>0.42</td>
<td>0.26</td>
</tr>
<tr>
<td>.006</td>
<td>1.77</td>
<td>1.17</td>
<td>0.59</td>
<td>0.46</td>
<td>0.50</td>
<td>0.32</td>
</tr>
<tr>
<td>.010</td>
<td>2.18</td>
<td>1.52</td>
<td>0.77</td>
<td>0.61</td>
<td>0.67</td>
<td>0.40</td>
</tr>
<tr>
<td>.020</td>
<td>2.87</td>
<td>2.23</td>
<td>1.16</td>
<td>0.85</td>
<td>1.01</td>
<td>0.60</td>
</tr>
</tbody>
</table>

Hole Diameter 0.010 inches

Howard Johnson, PhD, "Parasitic Inductance of a Bypass Capacitor II," HIGH-SPEED DIGITAL DESIGN – online newsletter Vol. 6 Issue 9, Signal Consulting, Inc.

**Interdigitating Vias**

- Maximizing mutual inductance coupling between alternating vias cancels H-field flux, thus lowering overall net inductance of vias.
- Considered “best practice” for vias for capacitors and ICs.
- Minimizing the net inductance of vias allows designers to take advantage of low-inductance capacitor technologies as well as standard MLCC Technology.

PC Board Design Techniques

Interdigitated Pads/Vias & Low-Inductance Capacitor Technology

X2Y® has developed preferred layouts based on common class II PCB manufacturing rules, and JEDEC rules for high assembly reliability.

X2Y 0603 Preferred Reflow Layout
Deep Cavity

Near Circular Via Patterns

Vias: 10mil drill 20mil A/R 4plcs.
14mil drill 24mil A/R 2plcs.

X2Y 0603 Alternate Reflow Layout

Vias 10mil drill, 10mil A/R 6plcs
PC Board Design Techniques

Low-Inductance Capacitor Technology

1. **Shorter** current path to ground, therefore smaller current loops.

2. **Dual** current path to ground.

3. **Opposing current flow** internal to the device.

4. **More efficient use of mutual inductance**, to lower net ESL.
Mounted Capacitor L, <100MHz

40-50% penalty over side mt

Impact of PCB Stack-up and Capacitor Via Design In Power Distribution Design, IEEE EMC Society SCV Meeting, Steve Weir, Teraspeed Consulting Group LLC
Mounted Capacitor L, >100MHz

Capacitor Inductance vs. Cavity Depth From Surface >100MHz

- 0402 End Vias
  - Caps 6.5:1 - 6.6:1
  - Vias 2.2:1

- 0402 2 Vias Side
  - Caps 3.8:1 - 4.5:1
  - Vias 1.3:1 - 1.5:1

- 0402 4 Vias Side
  - Caps 2.7:1 - 3.2:1
  - Vias 1.8:1 - 2.1:1

- X2Y 0603
  - Caps 1.0:1
  - Vias 1.0:1

Impact of PCB Stack-up and Capacitor Via Design In Power Distribution Design, IEEE EMC Society SCV Meeting, Steve Weir, Teraspeed Consulting Group LLC
Benefit of Via Interdigitation and low-inductance Cap Technology

Simulation using "Bypass.xls" tool by Istvan Novak, Sun Microsystems, [http://home.att.net/~istvan.novak/tools.html](http://home.att.net/~istvan.novak/tools.html)

(1) X2Y0603  C2  200nf, 6-vias, dia .010", Mounted ESL = 206ph

(7) Std 0403, 100nf, 2-vias mount, dia .010", depth .020", Mounted ESL ( 630ph part + 1160ph end mnt = 1790ph)
Physical Distance between IC and Cap (Spreading Inductance)

- Larger current loop =
  - More inductance
  - Less effective

PC Board Design Techniques

Effects of spreading Inductance in PDS
• Using position 9 & 11 as I/O & core power position the effects of spreading inductance in the planes can be seen.
• Demonstrates why measuring across a cap for capacitor-in-system measurement isn’t accurate.

Spreading Inductance – Example of Effect

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>fco</td>
<td>5.00E+07</td>
</tr>
<tr>
<td>cap ESL</td>
<td>500</td>
</tr>
<tr>
<td>cap via space</td>
<td>0.05</td>
</tr>
<tr>
<td>cap vias</td>
<td>2</td>
</tr>
<tr>
<td>cap mtd L</td>
<td>982</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>attach L</td>
<td>10</td>
</tr>
<tr>
<td>Lspread 1&quot;</td>
<td>27</td>
</tr>
<tr>
<td>Lspread 5&quot;</td>
<td>46</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Ztarget mohms</th>
<th>100</th>
<th>50</th>
<th>40</th>
<th>30</th>
<th>25</th>
<th>20</th>
<th>18</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lbudget pH</td>
<td>318</td>
<td>159</td>
<td>127</td>
<td>95</td>
<td>80</td>
<td>64</td>
<td>57</td>
<td>51</td>
</tr>
<tr>
<td>Radius &quot;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>4</td>
<td>9</td>
<td>11</td>
<td>17</td>
<td>23</td>
<td>37</td>
<td>48</td>
<td>70</td>
</tr>
<tr>
<td>1.2</td>
<td>4</td>
<td>9</td>
<td>12</td>
<td>18</td>
<td>25</td>
<td>40</td>
<td>54</td>
<td>82</td>
</tr>
<tr>
<td>1.5</td>
<td>4</td>
<td>9</td>
<td>12</td>
<td>19</td>
<td>26</td>
<td>45</td>
<td>63</td>
<td>105</td>
</tr>
<tr>
<td>2</td>
<td>4</td>
<td>9</td>
<td>12</td>
<td>20</td>
<td>29</td>
<td>53</td>
<td>80</td>
<td>163</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>9</td>
<td>13</td>
<td>22</td>
<td>33</td>
<td>71</td>
<td>129</td>
<td>781</td>
</tr>
<tr>
<td>5</td>
<td>4</td>
<td>10</td>
<td>14</td>
<td>25</td>
<td>42</td>
<td>124</td>
<td>613</td>
<td>9999</td>
</tr>
<tr>
<td>Lattach+Lspread</td>
<td>12%</td>
<td>23%</td>
<td>29%</td>
<td>38%</td>
<td>46%</td>
<td>58%</td>
<td>64%</td>
<td>72%</td>
</tr>
<tr>
<td>Cap increase</td>
<td>0%</td>
<td>11%</td>
<td>27%</td>
<td>47%</td>
<td>83%</td>
<td>235%</td>
<td>1177%</td>
<td>14184%</td>
</tr>
</tbody>
</table>

- Low performance, capacitor position does not matter.
- As performance increases, position becomes increasingly sensitive.
- Near 50% Lattach + Lspread, 1”-1.5” yields only 10% penalty.

IEEE Presentation by Steve Weir, Teraspeed® Consulting Group LLC; "Does position matter? Locating bypass capacitors for effective power distribution and EMC control"
Plane stack-up, depth, and height are difficult to define for every circumstance, application, and PCB manufacturer, however the location of the power and ground planes directly affects:

- Capacitor – IC loop area
- Spreading Inductance
- Mounting Inductance
- The number of Caps need to meet target impedance.
PC Board Design Techniques (Summary)

Things to consider in PC Board Geometries

• “Best Practice” Via and pad geometry
• Interdigitating Vias
• Minimizing Capacitor – IC loop area
• Minimize Spreading Inductance
• Minimize plane depth from IC – Capacitor layer if possible
Optimizing The Power Distribution System

- Reducing system noise.
- Reducing capacitors, via’s, PCB area.
Optimizing The Power Distribution System

Demonstration board designed by Steve Weir as shown in video production by Dr. Howard Johnson titled: “Low Inductance Capacitor Packages”.

• X2Y bypass performance is compared to conventional two terminal capacitors using an active FPGA circuit:
  ▪ Network analyzer measurements
  ▪ Oscilloscope transient measurements
Optimizing The Power Distribution System

• VCCIO Outside Capacitor Ring
  - Indicates noise transferred to rest of PWB, and EMI
  - Most proportional to capacitor performance
    > Performance not compressed by plane spreading Inductance
  - Plane cavity height and perforation limits impedance to device attachment
• I/O supply for target device does not have caps under device lid.
  - PCB must support I/O switching currents through entire B/W
  - Low impedance ⇔ Low inductance
• Stack-up optimizes I/O:
  - Power plane on layer 2
  - Vss plane on layer 3
  - Vss flood on surface outside BGA break-out
  - Lowest inductance between BGA substrate and I/O power plane
  - Lowest inductance between I/O power plane and bypass caps
Optimizing The Power Distribution System

- Additional Measures for high performance
  - Singulated planes
    - Raise power resonant frequency as high as possible
      - Frequency depends on mounted inductance
- Virtex 4 FPGAs
  - Rise/fall times of 0.4ns through mid-band region
  - Little energy above 1GHz
  - Makes well-behaved power system easier to realize
  - I/O prioritization in upper planes is CRITICAL
    - Large V4 parts w/internal caps still rely substantially on planes / external caps for support and do not escape this requirement
    - Parts like StratixII w/o internal caps MUST be affixed with I/O power closest to the part.
Optimizing The Power Distribution System

Capacitor Layout on PC Board

• Inner ring capacitor population consists of either 16 ea X2Y population OR 16 ea 0402 population
  ▪ 0402 4via mounts, near zero SM dam allowance
• Outer ring capacitor population can accommodate up to 48 ea 0402s
Optimizing The Power Distribution System

Transfer Impedance Active Test Card

Magnitude (dB)

Frequency (MHz)

16ea X2Y 0603

16 x 0.2uF = 3.2uF

48ea 0402 4via

48 x 0.22uF = 10.56uF

Resonance, Die Cap / Bypass

10 100 1000 10000
Optimizing The Power Distribution System

Active Test Set-up
- Virtex 4 LX25 FF668
- 1 – 6 Banks Switching
- 60 Outputs / Bank
- Outputs set to SSTLII Class 2 (DDR RAM I/O standard)
- Three test patterns:
  - 16ns high / 48ns low
  - PRBS5, 125MHz
  - PRBS, 250mps, 70 outputs switching

Agilent DSO81204A Infinium 12 GHz 40GS s/a
Optimizing The Power Distribution System

360 Outputs Switching SSTLII Class 2
Xilinx Virtex4 XCV4LX25-FF668

16 220nF 0402
304mV pp

32 220nF 0402
157mV pp

48 220nF 0402
129mV pp

58 220nF 0402
107mV pp

Mean 304.17 mV

Mean 157.01 mV

Mean 129.26 mV

Mean 107.06 mV
Optimizing The Power Distribution System

- 16 0603 X2Ys match pp noise of 58 0402s
  - 96 Vias total X2Y, 232 Vias total 0402
- 3.6:1 Capacitor ratio, 2.4:1 via ratio
16 X2Y w/ 96 vias total deliver:
- Just 36% the noise of 16 0402 caps even when 0402s use 4 aggressively mounted vias
  - Improved IC Power Delivery
  - Improved Vtt Power Delivery
- Less noise than 48 0402 caps using 192 vias
- Matched noise of 58 0402 caps using 232 vias
  - 3.6:1 Capacitor Ratio
  - 2.4:1 Via Ratio
Optimizing The Power Distribution System (Summary)

X2Y Attenuators, LLC will distribute a free copy of the newly released SiLab training video; “Low Inductance Capacitor Packages” produced by Dr. Howard Johnson.

In the video, Dr. Johnson explains the importance of low-inductance capacitor structures and shows how they affect real digital systems.

The film demonstrates proper measurement of capacitors and shows comparative results of low inductance capacitors vs. ordinary capacitors on test fixture cards. There are also several performance demonstrations using an “active” FPGA demo board commissioned by X2Y Attenuators, LLC and developed by Steve Weir of Teraspeed® Consulting LLC.

Important design topics covered in the video include:

- How to determine and minimize bypass current loops.
- Where to place power and ground planes in a PCB stack-up.
- Metrics used to evaluate the advantage of low-inductance capacitors in designs.
- Best practices when mounting bypass capacitors and the impact of positioning on the printed circuit board.
- Animated Illustration of distributed plane behavior contributed by Dr. Bruce Archambeault.