

Precision Analog Designs Demand Good PCB Layouts

John Wu





Outline

- Enemies of Precision:
 - "Hidden" components
 - Noise
 - Crosstalk
 - Analog-to-Analog
 - Digital-to-Analog
 - EMI/RFI
 - Poor Grounds
 - Thermal Instability
 - Leakage Currents
- Optimize the Signal Chain at the PCB





What is Precise?

- Signal Range Is Critical
 - ±10V Is A 20V Range
 - 16 Bits: 20V/65536 = 305µV Per LSB
 - 24 Bits: 20V/16777216 = 1192nV Per LSB
 - $\pm 2.5V$ Is A 5V Range
 - 16 Bits: 5V/65536 = 76.3µV Per LSB
 - 24 Bits: 5V/16777216 = 298nV Per LSB
 - ±0.020V Is A 0.040V Range
 - 16 Bits: 0.040v/65536 = 0.610µV Per LSB
 - 24 Bits: 0.040V/16777216 = 2nV Per LSB





Enemy #1: "Hidden" Components

- Resistance
- Inductance
- Capacitance





All Materials have a Finite Resistance



For 1 oz. Copper:

 ρ = 1.724 x 10⁻⁶ $\wedge\text{-cm}$ for Y = 0.0038cm

R = 0.45 Z/X m \wedge = number of "squares"

R = sheet resistance for 1 "square" (Z = X) = 0.45m $^/$ square







PCB Trace Resistance



- 1 inch (7 mil) trace of 1/2 oz copper with 10µA of current => voltage drop of 1.3µV
- 4 LSBs (298nV) at 24 bits!





PCB Inductance



Wire:



Inductance = 0.0002L
$$\left[ln\left(\frac{2L}{R}\right) - 0.75 \right]$$
 [H
Example:
L = 10cm
2R = 0.5mm

This wire has 105nH of inductance





PCB Capacitance

- Two Cu plates with PCB material dielectric
 - Two 10 mil traces on a multi layer PCB, 10 mil between layers

(



Note: 10 mil = 0.25 mm.

$$C = \frac{\varepsilon_R \times \varepsilon_O \times A}{t}$$

Permittivity of FR4 ≈ 4.7

$$\Sigma_0 = 8.84 \times 10^{-12}$$

$$C = \frac{(41.9 \times 10^{-12})A}{t}$$

$$C = \frac{(41.9 \times 10^{-12})(0.25 \times 10^{-3})}{0.25 \times 10^{-3}}$$

 $C = 0.01 \ pF$





PCB Vias

Component: Vias

Purpose: Interconnect traces on different layers

Problem: Inductance and Capacitance



1.6mm (0.063") Clearance hole around 0.8mm (0.031") pad on FR-4 has ≈ 0.4pF

 \mathbf{e}_r = PCB material permeability (FR-4 \approx 4.5)





Bypass Capacitors

- Used in all analog applications
- Used for bypassing (cleaning up) power supplies
- Most op amp applications use two types for the two roles they must fill







Bypass Capacitors

- DO NOT have vias between bypass caps and active device – Visualize the high frequency current flow !!!
- Ensure Bypass caps are on same layer as active component for best results.
- Route vias into the bypass caps and then into the active component.
- The more vias the better.
- The wider the traces the better.
- The closer the better



Poor Bypassing







Enemy #2: Noise and Crosstalk

- Noise = anything in your signal that is not your signal
- May couple from signals on your board, or
- From signals external to your board





Source of Electromagnetic Energy







How radio frequency energy comes about in circuitry







Coupling Medium: Conducted Emissions







Coupling Medium: Radiated Emissions







Radiated Noise: Long Traces

• Trace going into 10-bit or 12-bit ADC input is longer than a few inches







Analog receptors: electromagnetic energy





a Loop – the path current follows

<u>Loops</u>

 Introduces unintended inductance in the current path where:

 $V_L = L di/dt$

- May result in multiple AC signals sharing a current path
- May become a loop antenna that couples EMI/RFI

The common-mode return loop may be difficult to predict







Traces That Form a Loop







Loop Area Influences Inductance



Figure 1 Each loop of wire is the same length, yet they each have inductances, from left to right, of 730, 530, 330, and 190 nH.



Figure 2 Magnetic fields from the outgoing current (red) nearly cancel the equal-but-opposite magnetic fields from the returning signal current.

EDN, May 24, 2007. Howard Johnson, PhD





The ground return environment may be very complex

Current paths must be carefully considered to avoid long loops







PCB Capacitance : E-Field







PCB Capacitive Coupling







Capacitive Cross-Talk Coupling by electric fields



- Coupling looks like high pass filter
- Cross-talk increases with increasing Z
- Voltages responsible for coupling
- Signals are in phase





PCB Coupling Noise Reduction





Inductive Cross-Talk Coupling by magnetic fields

- Coupling looks like high pass filter
- Cross-talk increases with decreasing Z
- Changes in current are responsible for the coupling
- Signals are out of phase







Decrease Inductive Cross-Talk



- Increase the distance (R_{χ}) between two circuits
- Twist the wires of the two circuits to counteract their fields





Balance helps limit CM EMI response

Balance helps prevent common-mode EMI from being converted to differential-mode EMI







Balanced analog and digital circuit

(common-mode signals not welcome!)

Balanced digital logic: LVDS, PECL, HSTL



Balanced differential analog circuitry





Circuit techniques to minimize EMI

- Strive for a zero impedance ground
- Design for a differential signal environment, both logic and analog
- Minimize PCB loops that act as EMI antennas
- Use X2Y capacitors for filtering and decoupling
- Make use of common-mode transformers
- Use balanced lines and traces







Enemy #3: Poor Grounds

- A good grounding scheme helps reduce the values of the "hidden" components.
- The key to good ground plane design is managing return currents
- Requires good floorplanning first.





Block Diagram







Component Placement







Single Point Grounding

Series

Parallel





- Simple wiring
- Common impedance causes different potentials
- High impedance at high frequency (>10 kHz)

- Complicated wiring
- Low differential potentials at low frequencies
- High impedance at high frequency (>10 kHz)





Multi Point Grounding



- Ground plane provides low impedance between circuits to minimize potential differences
- Also, reduces inductance of circuit traces
- Goal is to contain high frequency currents in individual circuits and keep out of ground plane





Current Density



- Illustrates Return Current Flow is directly below the signal trace. This creates the path of least impedance.
- Must have Solid return path (i.e. Solid Ground Plane) under the signal trace to maintain homogeneous nature of current density.





Slots in Ground Plane







Return Current Paths







Taking a Look at Vias

- Must have Return Path Vias next to Signal Path Vias.
- Notice Large Current Density Area flow in return path.
- Will have a change in impedance with this configuration.



2-Layer PCB showing Current Density of PCB trace and Single Return Path Via.





Controlled Impedance Vias

- Better Solution is to add Multiple Return Path Vias.
- Notice minimal Current Density Area Flow at vias.
- Improved impedance reduces reflections.



2-Layer PCB showing Current Density of PCB trace and Multiple Return Path Vias.





Split Grounds





Split Ground Connected Under ADC







Connecting Both to Analog Ground







Ground Plane overlap









No Split







ADS1232REF Layout: Top





ADS1232REF Layout: Bottom







Enemy #4: Thermal Instability

- Component placement
- Parasitic Thermocouples





In-circuit Thermocouples







Thermal Considerations

- A temperature differential with any two metals will create a thermocouple
- This includes PCB feedthroughs
 - A different number of feedthroughs for both sides of a differential signal will create an offset that varies with temperature.





Enemy #5: Leakage Paths

- Most critical when measuring small currents
 - Photodiode sensors
 - High-impedance sensors (pH, etc).
- Come from layout as well as contamination of the board or IC packaging





Guard Rings-Circuit







Guard Rings - PCB



OPA129





Summary

- Optimize the Signal Chain at the PCB
- Take steps to minimize:
 - "Hidden" components
 - Noise
 - Crosstalk
 - Analog-to-Analog
 - Digital-to-Analog
 - EMI/RFI
 - Poor Grounds
 - Thermal Instability
 - Leakage Currents





References

- Kuehl, T., "Tackling EMI and RFI at the Board and System Level", Texas Instruments
- Neu, T., "Designing Controlled-Impedance Vias", EDN, October 2, 2003.
- Downs, R., "Signal Chain Basics (Part 21): Understand and configure analog and digital grounds ", *PlanetAnalog*
- Kester, W., "Grounding (Again)", Analog Dialogue Ask the Application Engineer, <u>http://www.analog.com/library/analogDialogue/Anniversary/12.html</u>
- Hu, B.; See, K.Y., "Impact of analog/digital ground design on circuit functionality and radiated EMI," Electronic Packaging Technology Conference, 2005. EPTC 2005. Proceedings of 7th, vol.1, no., pp. 4 pp.-, 7-9 Dec. 2005. Available at <u>http://ieeexplore.ieee.org/iel5/10751/33891/01614363.pdf?isnumber=33891</u> = STD&arnumber=1614363&arnumber=1614363&arSt=+4+pp.&ared=&arAuthor=H u%2C+B.%3B+See%2C+K.Y.
- Downs, R., "Analog-to-Digital Converter Grounding Practices Affect System Performance", Texas Instruments Application Note SBAA052, <u>http://focus.ti.com/lit/an/sbaa052/sbaa052.pdf</u>
- Ott, H. W., "Partitioning and Layout of a Mixed-Signal PCB", Printed Circuit Design, June 2001, pp. 8-11 : <u>http://www.hottconsultants.com/pdf_files/june2001pcd_mixedsignal.pdf</u>

